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tion uses linear approximation tech-
nique that can accurately predict the re-
sponse. Thus, the overall design process
is simplified.
The conceptual model was verified
with the circuit simulation, and error
due to linear approximation is small and
can be compensated by slightly increas-
ing the tuning transmission line
branches by a few percent. The accuracy
of the theoretical model is relatively ac-
curate, compared to the circuit model.
However, the actual implementation of
the invention needs to consider mi-
crowave parasitic of the switching de-
vices and discontinuity between any mi-
crowave junctions or open-ended
terminations. In addition, the absolute
minimum frequency resolution is de-
pendent on the fabrication tolerances
and physical implementation of the mi-
crowave transmission lines.
This work was done by Wen-Ting Hsieh,
Thomas Stevenson, Christine Jhabvala, Edward
Wollack, and Kongpop U-Yen of Goddard Space
Flight Center. Further information is con-
tained in a TSP (see page 1). GSC-15704-1
There is a need to provide a portable
and cost-effective galvanic isolation be-
tween ground support equipment and
flight hardware such that any unfore-
seen voltage differential between
ground and power supplies is elimi-
nated. An interface board was designed
for use between the ground support
equipment and the flight hardware that
electrically isolates all input and output
signals and faithfully reproduces them
on each side of the interface. It utilizes
highly integrated multi-channel isolat-
ing devices to minimize size and reduce
assembly time.
This single-board solution provides
appropriate connector hardware and
breakout of required flight signals to in-
dividual connectors as needed for vari-
ous ground support equipment. The
board utilizes multi-channel integrated
circuits that contain transformer cou-
pling, thereby allowing input and output
signals to be isolated from one another
while still providing high-fidelity repro-
duction of the signal up to 90 MHz. The
board also takes in a single-voltage
power supply input from the ground
support equipment and in turn provides
a transformer-derived isolated voltage
supply to power the portion of the cir-
cuitry that is electrically connected to
the flight hardware.
Prior designs used expensive opto-iso-
lated couplers that were required for
each signal to isolate and were time-con-
suming to assemble. In addition, these
earlier designs were bulky and required
a 2U rack-mount enclosure. The new de-
sign is smaller than a piece of 8.5×11-in.
(≈22×28-mm) paper and can be easily
hand-carried where needed.
The flight hardware in question is
based on a lineage of existing software-
defined radios (SDRs) that utilize a
common interface connector with many
similar input-output signals present.
There are currently four to five varia-
tions of this SDR, and more upcoming
versions are planned based on the more
recent design.
This work was done by Clifford K. Ya-
mamoto of Caltech, and Richard L. Good-
pasture of Mantech SRS Technologies for
NASA’s Jet Propulsion Laboratory. For more
information, contact iaoffice@jpl.nasa.gov.
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Exponential growth in microelec-
tronics technology such as field-pro-
grammable gate arrays (FPGAs) has en-
abled high-performance spaceborne
instruments with increasing onboard
data processing capabilities. As a com-
monly used digital signal processing
(DSP) building block, fast Fourier
transform (FFT) has been of great in-
terest in onboard data processing ap-
plications, which needs to strike a rea-
sonable balance between
high-performance (throughput, block
size, etc.) and low resource usage
(power, silicon footprint, etc.). It is also
desirable to be designed so that a sin-
gle design can be reused and adapted
into instruments with different require-
ments. 
The Multi-Pass Wide Kernel FFT
(MPWK-FFT) architecture was devel-
oped, in which the high-throughput
benefits of the parallel FFT structure
and the low resource usage of Single-
ton’s single butterfly method is ex-
ploited. The result is a wide-kernel, mul-
tipass, adaptive FFT architecture. 
The 32K-point MPWK-FFT architec-
ture includes 32 radix-2 butterflies, 64
FIFOs to store the real inputs, 64 FIFOs
to store the imaginary inputs, complex
twiddle factor storage, and FIFO logic to
route the outputs to the correct FIFO.
The inputs are stored in sequential fash-
ion into the FIFOs, and the outputs of
each butterfly are sequentially written
first into the even FIFO, then the odd
FIFO. Because of the order of the out-
puts written into the FIFOs, the depth of
the even FIFOs, which are 768 each, are
1.5 times larger than the odd FIFOs,
which are 512 each.  The total memory
needed for data storage, assuming that
each sample is 36 bits, is 2.95 Mbits.  The
twiddle factors are stored in internal
ROM inside the FPGA for fast access
time. The total memory size to store the
twiddle factors is 589.9Kbits. 
This FFT structure combines the ben-
efits of high throughput from the paral-
lel FFT kernels and low resource usage
High-Throughput, Adaptive FFT Architecture for FPGA-Based
Spaceborne Data Processors 
This architecture can be used in digital circuit design and signal processing, and in onboard
instrument data processing. 
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